Most industrial processes aim to increase efficiency and reduce production costs. Given the existing power supply infrastructure for industries, these objectives can be achieved by increasing the size of power installations and increasing the power of all electrical machines involved. The required increase in power and efficiency can be approached in two ways: 1) by developing high-voltage semiconductors with voltage blocking capabilities of 3300, 4500, and 6500 V and 2) by developing a multilevel inverter. For more than two decades, an immense attention has been paid to multilevel inverters due to their significant advantages power system. In Multilevel inverters construction, an array of power semiconductors, capacitors and DC voltage sources are used. Numerous multilevel converter topologies and wide variety of control methods have been developed in the recent literature. Three different basic multilevel converter topologies are commonly used which are the neutral point diode clamped (NPC); flying capacitor (FC) and the cascaded H-bridge (CHB) [1, 2] . The FC multilevel converter makes use flying capacitor for voltage clamping. To some extend these topologies are advantageous, Due to the transformer less operation and redundant phase leg states that make the semiconductor switches share the same distributed stress. The main drawback in such converters is the excessive number of storage capacitors for higher voltage steps. Because of its modularity and simplicity of control, The CHB configurations are better choice in high level applications. The distracting feature in this topology is the utilization of large number DC sources that makes the inverter complex and costly. The NPC inverter topology ( Fig. 2) , introduced 25 years ago is the most widely used in all types of industrial applications [3] , [4] , usually operating in the range of 2.3 to 4.16 kV -with some applications up to 6 kV. The main advantages of the three-level NPC voltage source inverter (VSI), over conventional two-level VSI for high-power applications are as follows.
• Voltage drop across the switches is half the DC bus voltage, effectively doubling the power rating of three level VSI's for a given power semiconductor device.
• The first voltage harmonics are centred at twice the switching frequency. This enables further reduction in size, weight, and cost of passive components while at the same time improving the quality of output waveforms.
The NPC inverter is widely used in more conventional highpower AC motor drive applications such as conveyors, pumps, fans, and mills, which offer power solutions for industries including oil and gas, metals, mining, marine, and chemical. The back-to-back configuration of this topology can also be used for regenerative applications such as in regenerative conveyors for the mining industry or grid interfacing of renewable energy sources like wind power. In most systems, three main methods ( Fig. 1 ) are used to control the behaviour of the fundamental voltage generated by the three-level inverter to the load:1) selective harmonic elimination (SHE); 2) carrier-based pulse width modulation (CBPWM); and 3) space-vector modulation (SVPWM). All these modulation and control methods can be applied either to the motor side inverter or to the active front end (AFE) inputs [3] [4] [5] . Space-vector pulse width modulation (SVPWM) is one of the most advantageous of the modulation techniques as it offers significant flexibility to optimize switching waveforms, and because it is suited for implementation on a digital computer [5] .
The main drawback of NPC topology is its unequal voltage sharing among series connected capacitors that result in dc-link capacitor unbalancing. The neutral point, voltage balancing problem of three-level NPC VSI's has been widely addressed in literature resulting in various strategies being presented, and successful operation demonstrated with a DC-link voltage balance maintained. In addition, some of the proposed algorithms avoid narrow pulse problems, minimize losses by avoiding the switching of the highest internal current, or share the balancing task with active front end inverters [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] .
Several methods were introduced for dc-link neutral point voltage balancing such as neutral point voltage balancing using equivalent states, neutral point voltage balancing using feedback voltage control, and neutral point voltage balancing using feedback dc current sign detection. This paper studies the application of SVPWM control of a three-level NPC inverter in Simulink in order to investigate capacitor voltage balancing problem and to use the equivalent state to balance the DC capacitor voltage in the SVPWM controlled inverter.
II. CAPACITOR VOLTAGE BALANCE FOR THE NPC
INVERTER USING THE SVPWM Figure 1 shows the power circuit of DCMLI. It is composed of two traditional two-level voltage source inverters stacked one over the other with some minor modification. Different methods have been proposed to control the DCMLI. SVPWM is one of the most advantageous of the modulation techniques as it offers significant flexibility to optimize switching waveforms, and its easy implementation on digital controllers. As mentioned earlier, the unbalanced voltage shared between the two series connected capacitors will affect the output voltage. To overcome this problem a control technique based on feedback voltage control is proposed. The complete block diagram of the proposed SVPWM algorithm for three-level NPC inverter with an RL load is shown in Figure 3 . The system contains essentially two sections. First, the power section shown in Figure 2 section (a) consists of the DC-link and the NPC inverter with R-L load. Second, the control section (modulator) as shown in Figure 2 section (b) consists of (1) coordinate transformation, (2) location of closest three vectors, (3) duty ratio calculation, (4) switching state selection and (5) switching sequence design. The main task of the modulator is to determine the position of the switches (switching state), and the switching duration (duty ratio) in order to synthesize the reference voltage vector. Thus, the modulator approximates the reference vector computed by the controller using the PWM of several switching vectors. Arguably, the best way to synthesize the voltage reference vector is by using the closest three vectors
III. EXPERIMENTAL SETUP AND RESULTS
Simulation of the proposed control algorithm for DCMLI was performed using MATLAB software. The design parameters used are 300 V as input voltage, two capacitor of 100 uF and 100Ω RL load with power factor between 1 to 0.5. to ensure the feasibility of the control algorithm, a prototype was The results demonstrate that the proposed method can provide a level of neutral point voltage balancing, which is sufficient for most applications. Figures 6 and 7 show the consistent and almost equal voltage in both DC link capacitors. Such balance in the DC link makes the NPDC inverter drives a desired staircase waveform. The presented modulation and voltage balancing techniques can be applied regardless of the number of the output levels. This paper discussed the SVPWM control technique. Such technique generally eased the DC-link unbalancing problem associated with these inverters. The SVPWM algorithm considered in this work is applicable to all inverters proving an output with any number of levels. The computational efficiency of this algorithm makes it a useful tool for further study of the characteristics of multilevel converters. More importantly, this technique provides flexibility in state selection that can reduce distortion and losses. 
